

What is claimed is:

1. A method of manufacturing a semiconductor device, comprising:
forming a semiconductor element in a semiconductor active region,
5 and calculating the generation rate of electron hole pairs caused by impact
ionization in said semiconductor element;
calculating a volume integral of said generation rate of electron
hole pairs at least in an area where the impact ionization is caused;
evaluating time - dependent variations of electrical characteristics
10 of said semiconductor element on the basis of said volume integral; and
manufacturing a semiconductor device on the basis of evaluation
results.
2. The method of claim 1, wherein: calculating the generation rate of
15 electron hole pairs is performed by calculating the generation rate of electron
hole pairs in an insulated gate field effect transistor formed in said
semiconductor active region on an insulating layer of a substrate; and
evaluating time - dependent variations of electrical characteristics of said
semiconductor element is performed by evaluating time - dependent
20 variations of electrical characteristics of said insulated gate field effect
transistor.
3. The method of claim 1, wherein: calculating said generation rate of
electron hole pairs is performed by calculating the generation rate of electron
25 hole pairs in an insulated gate field effect transistor formed in said
semiconductor active region on an insulating layer on a substrate or in said
semiconductor active region on a sapphire substrate; and evaluating time -
dependent variations of electrical characteristics of said semiconductor
element is performed by evaluating time - dependent variations of electrical
30 characteristics of said insulated gate field effect transistor.
4. The method of claim 1, wherein: calculating said generation rate of
electron hole pairs is performed by calculating the generation rate of electron
hole pairs in an insulated gate field effect transistor formed in a
35 semiconductor active region in an electrically floating state; and evaluating
time - dependent variations of electrical characteristics of said

semiconductor element is performed by evaluating time - dependent variations of electrical characteristics of said insulated gate field effect transistor.

5 5. The method of claim 1, calculating said generation rate of electron hole pairs is performed by calculating the generation rate of electron hole pairs in an insulated gate field effect transistor formed in a semiconductor active region without any well electrode or body electrode; and evaluating time - dependent variations of electrical characteristics of said semiconductor element is performed by evaluating time - dependent variations of electrical characteristics of said insulated gate field effect transistor.

15 6. The method of claim 1, wherein evaluating time - dependent variations of electrical characteristics of said semiconductor element is performed by evaluating time - dependent variations of a threshold voltage of an insulated gate field effect transistor on the basis of variations ΔV_{th} of a threshold voltage derived using the following equation

$$\Delta V_{th} = A \left(\frac{I_{subQ}}{I_d} \right)^\alpha I_d^\beta$$

20 where I_{subQ} denotes a pseudo current of a semiconductor active region, I_d denotes a drain current, and A , α and β denote model parameters.

25 7. The method of claim 1, wherein evaluating time - dependent variations of electrical characteristics of said semiconductor element is performed by evaluating time - dependent variations of a driving current of an insulated gate field effect transistor.

30 8. The method of claim 1, wherein evaluating time - dependent variations of electrical characteristics of said semiconductor element is performed by creating data concerning the relationship between stresses and variations of a threshold voltage in a certain time period under the stresses, and by evaluating time - dependent variations of a threshold voltage of an insulated gate field effect transistor on the basis of said data.

9. The method of claim 8, wherein evaluating time - dependent variations of said electrical characteristics of said semiconductor element is performed by evaluating time - dependent variations of a threshold voltage of said insulated gate field effect transistor on the basis of empirically
5 created or actually collected data representing at least the relationship between a predetermined current and variations of the threshold voltage.

10. The method of claim 1, wherein evaluating time - dependent variations of said semiconductor element is performed by creating data
10 concerning stresses at operating temperatures and variations of a threshold voltage in a certain time period under the stresses, and by evaluating on the basis of said data time - dependent variations of the threshold voltage of an insulated gate field effect transistor in operation.

11. A method of manufacturing a semiconductor device, comprising:
forming a semiconductor element in a semiconductor active region,
and calculating the generation rate of electron hole pairs caused by impact
ionization in said semiconductor element;
calculating a volume integral of said generation rate of electron hole
20 pairs at least in an area where the impact ionization is caused;
calculating a time integral of physical quantities including the
volume integral;
evaluating time - dependent variations of electrical characteristics of
said semiconductor element on the basis of said time integral; and
25 manufacturing a semiconductor device on the basis of evaluation
results.

12. A method of manufacturing a semiconductor device, comprising:
forming a first insulated gate field effect transistor having a body
30 contact electrode in a first semiconductor active region on an insulated layer
at least on a substrate, measuring at least a body current of said first
semiconductor active region and creating data concerning at least said body
current;
forming a second insulated gate field effect transistor without a body
35 contact electrode in a second semiconductor active region on said insulated
film layer, and calculating the generation rate of electron hole pairs caused

by impact ionization in said second insulated gate field effect transistor;
calculating a volume integral of said generation rate of electron hole
pairs at least in a region where impact ionization is caused;
calculating time - dependent variations of electrical characteristics of
5 said second insulated gate field effect transistor on the basis of said volume
integral and at least the body current in said data; and
manufacturing a semiconductor device on the basis of said calculated
time - dependent variations of electrical characteristics.

10 13. A method of manufacturing a semiconductor device, comprising:
performing initial designing of a semiconductor element to be formed
in a semiconductor active region;
calculating the generation rate of electron hole pairs caused by
impact ionization in said semiconductor element;
15 calculating a volume integral of said generation rate of electron hole
pairs at least in a region where said impact ionization is caused;
evaluating time - dependent variations of electrical characteristics of
said semiconductor element on the basis of said volume integral; and
redesigning said semiconductor element on the basis of evaluation
20 results.

14. A method of manufacturing a semiconductor device, comprising:
forming a semiconductor element in a semiconductor active region
and calculating the generation rate of electron hole pairs caused by impact
25 ionization in said semiconductor element;
calculating a volume integral of said generation rate of electron hole
pairs at least in a region where said impact ionization is caused;
calculating a physical model quantity after application of stresses
to said semiconductor element, on the basis of said volume integral;
30 evaluating time - dependent variations of electrical characteristics
after application of stress to said semiconductor element, on the basis of said
calculated physical model quantities and
manufacturing a semiconductor device on the basis of evaluation
results.

35 15. The method of claim 14, wherein calculating the physical model

quantity of said semiconductor element is performed by calculating at least a density of an interface level on an interface of a gate insulating film of an insulated gate field effect transistor, a charge density measured in a gate insulating film or channel carrier mobility.

5

16. The method of claim 14, wherein forming said semiconductor element in said semiconductor active region is performed in accordance with the initial designing, the method further comprising evaluating time - dependent variations of electrical characteristics of said semiconductor element and
10 redesigning said semiconductor element on the basis of evaluation results.

17. A semiconductor device comprising:

a substrate provided with an insulated layer at least on a surface thereof:

15 a first semiconductor active region on said insulated layer of said substrate;

a first insulated gate field effect transistor formed in said first semiconductor active region, provided with a body contact electrode and used for detecting a body current;

20 a second semiconductor active region on said insulated layer of said substrate; and

a second insulated gate field effect transistor formed in said second semiconductor active region and having no body contact electrode.

25 18. The semiconductor device of claim 17, wherein said substrate and said first and second semiconductor regions constitute a silicon - on - insulator structure or a silicon - on - sapphire structure.

19. An electrical characteristic evaluating system comprising:

30 a data inputting unit inputting physical model quantity data of a semiconductor element;

a data processing unit calculating on the basis of said input data the generation rate of electron hole pairs caused by impact ionization in said semiconductor element, calculating a volume integral of the generation rate
35 of electrode hole pairs at least in a region where the impact ionization is caused, and calculating time - dependent variations of said semiconductor

element at least on the basis of said volume integral; and

a data outputting unit for outputting the calculated time - dependent variations of electrical characteristics.

5 20. The electrical characteristic evaluating system of claim 19, wherein said data processing unit uses software for the calculations of the generation rate of electron hole pairs, volume integral and time - dependent variations of electrical characteristics.

10 21. An evaluation business performing method comprising:
forming a semiconductor element in a semiconductor activation region;

calculating the generation rate of electron hole pairs caused by impact ionization in said semiconductor element;

15 calculating a volume integral of said generation rate of electron hole pairs at least in a region where said impact ionization is caused;

evaluating time - dependent variations of electrical characteristics of said semiconductor element on the basis of said volume integral; and informing clients of evaluation results as business.

20 22. The method of claim 21, wherein said evaluation results are delivered to clients who are going to use semiconductor devices or who are actually using semiconductor devices.